Abstract-A Low power fully operational digital hearing aid chip is proposed and implemented. The Σ-∆ ADC adopts the status controller to realize adaptive SNR technique without any external control. To achieve both low power consumption and high programmability, dedicated low power DSP with 6 control parameters is designed. The heterogeneous Σ-∆ DAC reduces more power dissipation without performance degradation. The digital hearing aid system is fabricated in 0.18 µm CMOS technology, consumes less than 96 µW and has a die size of 2.8 mm x 1.1 mm.
I. INTRODUCTION
In these days, the enormous attention of the bioelectronics system market requires new design methodologies to achieve both low power and high performance [1] [2] [3] . Especially more and more people suffer from their hearing problems, and the number of people with some degree of hearing loss continuously increased every year [4] . According to this requirement, the development of the digital hearing aid system with low power consumption, more flexibility, small form factor and low cost is getting to achieve much attention. The previous studies had accomplished low power hearing aid system by adopting special CMOS process such as low-threshold voltage [6] or by using a log-domain analog hearing aid with sub-threshold technique [7] . However, those approaches have some weaknesses to reduce power dissipation because of boosted supply voltage for analog blocks or signal processing with analog filters which dissipates high power. In this paper we present a fully operational one chip implementation of a digital hearing aid with less than 100 µW power consumption. This chip is based on our previous lowpower analog front-end circuit for digital hearing aid [1] and a status controller, a low-power dedicated DSP and heterogeneous Σ-∆ DAC are integrated newly for the full function of digital hearing aid. Fig. 1 shows the proposed one chip digital hearing aid architecture. In order to achieve high programmability and accurate preamplification with low-power consumption, the combined gain control (CGC) preamplifier is designed [1] . The Σ-∆ ADC chooses the adaptive-SNR (ASNR) technique to acquire low power dissipation and wide dynamic range according to the external environment [1] . The proposed hardwired DSP achieves low power consumption and high flexibility by using 6 control parameters. The Σ-∆ DAC with heterogeneous frequency reduces power consumption further by decreasing the input signal frequency compared with the clock frequency of the Σ-∆ modulator without performance degradation. 
II. SYSTEM OVERVIEW

III. BUILDING BLOCKS
A. Adaptive SNR Σ-∆ ADC with status controller
The architecture of the proposed analog front end is shown in Fig.2 . It is composed of the CGC preamplifier and the ASNR Σ-∆ ADC. To introduce the ASNR technique input signal range is divided into four parts. Each part has own combination of the clock frequency and order of the Σ-∆ modulator to achieve different SNR values. In the previous work, control register and a DSP with external control signal is applied to determine the clock frequency and order of the Σ-∆ modulator [1] . In this work, status controller is implemented to achieve fully operational ASNR technique of the Σ-∆ ADC without any external control signal. The output signal of the decimation filter is spited into two frequency bands, high-band and low-band, to give the different gain according to the input frequency. After the each sub-band is processed, it is combined to achieve the signal information of the overall frequency band.
For achieving the parameter coefficients of the DSP, this system allows to use whether serial interface or coefficient ROM. The coefficient selector chooses the parameter coefficients between the serial interface and coefficient ROM outputs. When the serial interface is enabled, DATA is propagated into the serial interface. After that, LE signal is activated and each parameter is transmitted to the digital signal processor. On the other hand, when the serial interface is disabled, the coefficient ROM outputs the stored parameter coefficient by decoding the parameter, CO. [8] . The proposed DSP adopts the 6 parameters to enhance the system programmability with low power dissipation. By controlling the parameter P, the frequency response characteristics of the high-band signal and low-band signal are determined. Parameter G 0 enhances the lowband signal gain after the band split. In addition, high-band signal adopts the threshold knee parameter K to suppress the excessively high gain. When the amplitude of the high-band signal is smaller than the value of K, gain parameter G 1 is applied to achieve necessary signal gain. On the other hand, G 2 is selected to compress the high-band response. The volume control parameter VC controls the amplitude of the input signal to customize digital hearing aid for each individual user.
By implementing the band split filter as an FIR filter, the finite word-length. To reduce the power dissipation, the multiplying function is implemented using only hardwired shifting and adding by selecting the all filter coefficients as 0.5. The transfer function H DSP (z) of the proposed DSP is given by 
C. Heterogeneous Σ-∆ DAC
The proposed heterogeneous Σ-∆ DAC consists of three interpolation filter and a 3 rd order Σ-∆ modulator is shown in Fig.6 . The 16-bit, 32 KHz DSP output signal is used as the input signal of the proposed Σ-∆ DAC. In order to increase the signal frequency of the interpolation filter up to 512 KHz without hardware design difficulties, the interpolation filter consist of 3 stages which upsampling ratio is two, two and four, respectively. The upsampling ratio of 3 rd stage is selected as four because the frequency selectivity is lower than those of 1 st and 2 nd stage.
In the conventional Σ-∆ modulator, the frequencies of the input signal should be equal to that of sampling clock. It means the interpolation filter should upsample input signal up to sampling clock frequency of the Σ-∆ modulator. However the ratio of the input signal frequency and the sampling clock frequency is very high, for example 32 KHz and 2.048 MHz respectively, upsampling of the input signal dissipates high power.
In the heterogeneous Σ-∆ DAC, frequency of the input signal is different from that of the sampling clock of the Σ-∆ modulator, for example 512 KHz and 2.048 MHz, respectively. Fig.7 shows the principle of the proposed heterogeneous Σ-∆ DAC. If the 512 KHz signal is input to the Σ-∆ modulator operating at 2.048 MHz sampling clock frequency, it is equivalent to transfer the input signal through the 4 th order low-pass filter, H(z)=1+z
. The filtered input suppresses the signal component outside of the pass-band region. However the input audio signal is less than 8 KHz, most of the signal energy is inside of the fundamental pass-band and only tolerable amplitude degradation is occurred. The error due to the filtering is about 0.16 %. Compared with the scheme using the interpolation filter with 2.048 MHz output signal frequency which can give accurate results, the heterogeneous Σ-∆ DAC dissipates less power and occupies smaller area in consideration of its reasonable accuracy. The heterogeneous Σ-∆ DAC reduces power dissipation and area penalty by 26% and 27%, respectively. 
IV. IMPLEMENTATION RESULTS
The digital hearing aid chip has been fabricated in a 0.18 µm standard CMOS technology. Fig.8 shows a microphotograph of the proposed digital hearing aid chip. The active area is 2.8 mm x 1.1 mm. It dissipates less than 100 µW from a 0.9 V supply. Fig.9 plots the measured frequency response of the Σ-∆ modulator. The measured peak SNR is 73 dB at type 1 with 1 KHz sinusoidal input signal. Fig. 10 shows the measurement results of the status controller. According to the input amplitude of the proposed Σ-∆ modulator, the ORSEL change the order between two and three while the CLSEL alternates the clock frequency between 1.024 MHz and 2.048 MHz respectively. Fig.11 shows the frequency compensated gain characteristics of the proposed DSP. By adopting parameter values to control the gain, ski-slope is well compensated. Fig. 12 shows the PWM output signal driving the receiver driver (RD) from the digital pad and the RD output voltage. Fig. 13 represents the performance comparison between other hearing aid circuits and the proposed system. The average power consumption from type 1 to type 4 is reported. It reveals that the proposed digital hearing aid chip consumes the lowest power. The performance of the proposed low power digital hearing aid chip is summarized in TABLE I. The clock frequency of the proposed DSP is 32 KHz and gate count is 10k. The average power dissipation of the overall system is less than 100 µW. V. CONCLUSIONS A low power high flexibility digital hearing aid chip is implemented using low power techniques. To implement the fully operational adaptive SNR technique of the Σ-∆ ADC without any external control, the status controller is newly designed. By adopting the dedicated low power DSP with 6 control parameters, both the power reduction and programmability enhancement is achieved. Moreover, the heterogeneous Σ-∆ DAC reduces extra power dissipation further. The digital hearing aid chip is fabricated in a 0.18 µm CMOS process. It consumes less than 96 µW with a 0.9 V single supply.
